 interfisch
|
8a7a669260
|
schematic fixed on data input
|
2023-01-22 22:44:46 +01:00 |
|
interfisch
|
811bde32a0
|
start own controller implementation
|
2021-09-21 07:58:25 +02:00 |
|
interfisch
|
f7f963167c
|
fix missing gnd flag
|
2020-02-01 01:04:57 +01:00 |
|
interfisch
|
95dc7ab998
|
reorganize and fix clock pin
|
2020-01-26 22:57:09 +01:00 |
|
interfisch
|
1d6ba6bc48
|
cleanup wiring
|
2020-01-26 21:48:41 +01:00 |
|
interfisch
|
b0ed73e53c
|
fix missing connections usr
|
2020-01-26 21:39:10 +01:00 |
|
interfisch
|
628b477314
|
connect remaining hexinverters
|
2020-01-26 21:34:20 +01:00 |
|
interfisch
|
1affca3918
|
draw transistor array connections
|
2020-01-26 20:57:21 +01:00 |
|
interfisch
|
f5d0e78f91
|
further schmematic drawing
|
2020-01-25 00:20:12 +01:00 |
|
interfisch
|
8e7383c285
|
first few wires of reverse engineering the control pcb
|
2020-01-18 23:16:07 +01:00 |